

Approved Course Structure

Program: M.Tech.- VLSI
Regulations: SVEC-19

I-Semester

Sl. No.	Course Code	Course Title	Contact Periods per week				C	Scheme of Examinations Max. Marks		
			L	T	P	Total		Int. Marks	Ext. Marks	Total Marks
1.	19MT15701	Analog CMOS VLSI Design	3	-	-	3	3	40	60	100
2.	19MT15702	Device Modeling	3	-	-	3	3	40	60	100
3.	19MT15703	Digital CMOS VLSI Design	3	-	-	3	3	40	60	100
Program Elective-1										
4.	19MT15704	Computational Methods in Microelectronics	3	-	-	3	3	40	60	100
	19MT15705	IC Fabrication								
	19MT15706	VLSI Design Verification and Testing								
Program Elective-2										
5.	19MT15707	FPGA Architectures	3	-	-	3	3	40	60	100
	19MT15708	Low Power CMOS VLSI Design								
	19MT15709	Mixed Signal Design								
6.	19MT10708	Research Methodology and IPR	2	-	-	2	2	40	60	100
7.	19MT15731	Analog CMOS VLSI Design Lab	-	-	4	4	2	50	50	100
8.	19MT15732	Digital CMOS VLSI Design Lab	-	-	4	4	2	50	50	100
Total			17	-	8	25	21	340	460	800
9.	19MT1AC01	Technical Report Writing	2	-	-	2	-	-	-	-

II-Semester

Sl. No.	Course Code	Course Title	Contact Periods per week				C	Scheme of Examinations		
			L	T	P	Total		Max. Marks		
							Int. Marks	Ext. Marks	Total Marks	
1.	19MT25701	Nano Materials and Nanotechnology	3	-	-	3	3	40	60	100
2.	19MT25702	Physical Design Automation	3	-	-	3	3	40	60	100
Program Elective-3										
3.	19MT25703	Co Design	3	-	-	3	3	40	60	100
	19MT25704	Memory Technologies								
	19MT25705	System-on-Chip Design								
Program Elective-4										
4.	19MT25706	Communication Buses and Interfaces	3	-	-	3	3	40	60	100
	19MT25707	Network-on-Chip Design								
	19MT25708	RF IC Design								
5.	19MT2MOOC	Open Elective (MOOC)	-	-	-	-	3	-	100	100
6.	19MT25731	Physical Design Automation Lab	-	-	4	4	2	50	50	100
7.	19MT25732	Nano Materials and Nanotechnology Lab	-	-	4	4	2	50	50	100
Total			12	-	8	20	19	260	440	700
8.	19MT2AC01	Statistics with R	2	-	-	2	-	-	-	-

III-Semester

Sl. No.	Course Code	Course Title	Contact Periods per week				C	Scheme of Examinations		
			L	T	P	Total		Max. Marks		
							Int. Marks	Ext. Marks	Total Marks	
1.	19MT35731	Internship	-	-	-	-	2	-	100	100
2.	19MT35732	Project Work Phase-I	-	-	-	-	10	50	50	100
Total			-	-	-	-	12	50	150	200

IV-Semester

Sl. No.	Course Code	Course Title	Contact Periods per week				C	Scheme of Examinations		
			L	T	P	Total		Max. Marks		
							Int. Marks	Ext. Marks	Total Marks	
1.	19MT45731	Project Work Phase-II	-	-	-	-	16	150	150	300
Total			-	-	-	-	16	150	150	300
Total Credits						68	-	--	--	
Grand Total Marks:									2000	


DEAN (Academics)

Dean (Academics)
Sree Vidyanikethan Engg. College
Sree Sainath Nagar
TIRUPATI - 517 102, A.P., India.


PRINCIPAL
PRINCIPAL
SREE VIDYANIKETHAN ENGINEERING COLLEGE
(AUTONOMOUS)
Sree Sainath Nagar, A. RANGAMPET
Chittoor (Dist.) - 517 102, A.P., INDIA.